

Claims

1 1. A structure comprising:
2 a first substrate and a second substrate; and
3 first solder bumps and second solder bumps
4 therebetween, wherein said second solder bumps have at
5 least a portion that melts at a substantially lower
6 temperature than said first solder bumps.

1 2. A structure as recited in claim 1, wherein said
2 second solder bumps are larger than said first solder bumps.

1 3. A structure as recited in claim 1, wherein said
2 second solder bumps comprise a portion having a higher
3 concentration of tin than does said first solder bumps.

1 4. A structure as recited in claim 3, wherein said
2 portion comprises a eutectic concentration of tin.

1 5. A structure as recited in claim 3, wherein said
2 portion is adjacent to said second substrate.

1 6. A structure as recited in claim 3, wherein said
2 portion is centrally located within said second solder bump.

1 7. A structure as recited in claim 3, wherein said
2 portion is said entire second solder bumps.

00732240-120700

Sub 9,
and 1.

1 8. A structure as recited in claim 1, wherein said
2 second solder bumps are for aligning said first substrate
3 and said second substrate before melting said first solder
4 bumps.

1 9. A structure as recited in claim 8, wherein said
2 second solder bumps are larger than said first solder bumps.

1 10. A structure as recited in claim 1, wherein said
2 second solder bumps melt at a temperature at least 25C less
3 than said first solder bumps.

1 11. A structure as recited in claim 1, wherein said
2 first substrate comprises a first semiconductor chip.

1 12. A structure as recited in claim 11, wherein said
2 second substrate comprises a second semiconductor chip.

1 13. A structure as recited in claim 12, wherein said
2 second chip is larger than said first chip.

1 14. A structure as recited in claim 12, wherein said
2 second chip further comprises wire bond pads for bonding to
3 a printed circuit board.

1
2
3
4
5
6
7
8
9
1
2
3
1
2
3
4
1
2

(a) providing a first substrate and a second substrate; and

16. A method as recited in claim 15, wherein said
 (b) comprises providing said second solder bumps
 more than said first solder bumps.

18. A method as recited in claim 17, wherein said
on comprises a eutectic concentration of tin.

1 27. A method as recited in claim 26, wherein said
2 second substrate comprises a second semiconductor chip.

1 28. A method as recited in claim 27, wherein said
2 second chip is larger than said first chip.

1 29. A method as recited in claim 28, wherein said
2 second chip further comprises wire bond pads for bonding to
3 a printed circuit board.

Add a2 →

* * * * *

09732240-120700